

Fig 1. Non-tapered 3-input CMOS NAND gate




Fig 2. Tapered 3-input CMOS NAND gate




Fig 3. Non-tapered 2-input CMOS NOR gate





Fig 4. Tapered 2-input CMOS NOR gate



To the post of the part of the




Fig 6. Synthesis tapered algorithm